The single-walled carbon-nanotube ͑SWNT͒ was grown directly onto the top of the conventional Si atomic force microscopy ͑AFM͒ cantilever. This SWNT AFM cantilever was introduced into the AFM nano-oxidation process, which oxidized the titanium ͑Ti͒ metal film on the atomically flat ␣-Al 2 O 3 substrate and formed the ultranarrow oxidized titanium (TiO x ) line of 5 nm width. This TiO x line was used as the tunnel junction of the single-electron transistor ͑SET͒, and the SET fabricated by this process showed room-temperature Coulomb oscillation with periods of 1 V. It was determined by three-dimensional simulation that the tunnel-junction capacitance shows only weak dependence on the tunnel-junction width.
I. INTRODUCTION
Various types of single-electron transistors ͑SETs͒ [1] [2] [3] [4] [5] [6] were proposed for room-temperature operation. The SETs were based on the Coulomb blockade phenomena, and the electron can be controlled one by one. Some devices use the nanometer-sized structure fabricated by using a spontaneously formed structure, such as a polysilicon thin layer 1 or an ultrathin Si layer. Other devices use an artificial nanostructure via the application of e-beam lithography, followed by angle metal evaporation. 3 We have thus far fabricated the nanostructure of room-temperature SETs 4-6 by an atomic force microscope ͑AFM͒ nano-oxidation process. [7] [8] [9] In our present article, for the better characteristics of the SET at room temperature, we calculated the dependence of the tunnel-junction capacitance on the structure of the SET. We found an important relation between the tunnel-junction width and the tunnel-junction capacitance using threedimensional simulation. To realize this important result of three-dimensional simulation, the single-walled carbon nanotube ͑SWNT͒ AFM cantilever 10, 11 was introduced into our process to reduce the tunnel-junction width, and the SET was fabricated.
II. STRUCTURE OF PLANAR-TYPE, SINGLE-ELECTRON TRANSISTOR AND AFM NANO-OXIDATION PROCESS
Figures 1͑a͒ and 1͑b͒ show the AFM image and the schematic structure of the fabricated planar-type SET 4-6 using the AFM nano-oxidation process, 7-9 which oxidized the surface of the Ti metal film on the atomically flat ␣-Al 2 O 3 substrate. The pulse bias was applied between the AFM cantilever and the surface of the Ti metal film, as shown in Fig.  2 , and the TiO x lines several tens of nm wide were formed just under the scanning AFM cantilever using the moisture from the ambient air as a chemical reactor. These narrow TiO x lines were used for the tunnel junctions of the SET.
The structure of the fabricated SET has one island sandwiched by two tunnel junctions. The source drain and the gate barrier were as wide as over 1 m to completely suppress the leakage current between the electrodes. The size of each island, the tunnel-junction width, and other parameters will be shown in Sec. V.
III. THREE-DIMENSIONAL SIMULATION
For the practical use of a room-temperature SET, a larger tunnel current ͑i.e., larger signal current͒ and a smaller tunnel capacitance are preferable. We are concerned, however, that reducing the tunnel-junction width to increase the tunnel current may increase the tunnel-junction capacitance. Therefore, the dependence of the tunnel-junction capacitance on the tunnel-junction width was estimated by three-dimensional simulation.
The structure for the simulation is the same as that of the experimental one shown in Fig. 1͑b͒ . The SET island length L ͑i.e., the distance between the source/drain barrier and the gate barrier͒ was fixed at 5 nm. The SET island width W was also fixed at 5 nm. The tunnel-junction width t was used as a variable and ranged from 30 to 5 nm. The ␣-Al 2 O 3 substrate thickness was 2 m and the permittivity was 7. The Ti thick-*No proof corrections received from author prior to publication.
a͒ Author to whom correspondence should be addressed; electronic mail: ygotou@xa2.so-net.ne.jp ness was 1 nm. The TiO x thickness was 1 nm and the permittivity was 5. The tunnel-junction capacitance was calculated by solving the three-dimensional Poisson equation. The numerical calculation was stopped when the error ratio of the simulated results became less than 0.01%. Figure 3 shows the dependence of the tunnel-junction capacitance on the tunnel-junction width t. In this figure, the tunnel-junction capacitance shows a very weak dependence on the tunneljunction width t, even if the tunnel-junction width is reduced from 30 to 5 nm. This result was quite different from that of the capacitance calculated using the conventional parallelplate approximation. The reason for this discrepancy is explained as follows: in the present structure of the SET, the electric field not only penetrates through the TiO x tunnel barrier, but also mainly through the ␣-Al 2 O 3 substrate under the tunnel junctions because of the larger relative permittivity: the electric field in the ␣-Al 2 O 3 substrate has a larger influence on the tunnel-junction capacitance than that in the tunnel junctions. Therefore, even when the tunnel-junction width was drastically reduced, the tunnel-junction capacitance only showed a slight change.
Consequently, we found that for the SET, the tunnel current could be increased by reducing the tunnel-junction width, without increasing the tunnel-junction capacitance.
IV. SWNT AFM CANTILEVER
To fabricate the narrower tunnel junctions, i.e., the narrower TiO x lines, using the AFM nano-oxidation process, it is indispensable to use the sharp apex for the AFM cantilever. For this purpose, the SWNT AFM cantilever 10-14 was introduced into this process. The SWNT was grown directly onto the top of the conventional Si AFM cantilever using Figure 4 shows the transmission electron microscopy ͑TEM͒ image of the top of the SWNT AFM cantilever. The size of the conventional Si AFM cantilever apex is about 20 nm. However, the diameter of the SWNT is as small as 3 nm and the length is about 30 nm.
Using the SWNT AFM cantilever, the narrow TiO x line was formed, as shown in Fig. 5͑a͒ . The linewidth was as small as 6 nm, as shown in the cross section of Fig. 5͑b͒ , and the height was 1 nm. The fabrication conditions were as follows: the applied pulse bias between the AFM cantilever and the Ti metal film for the oxidation was Ϫ8.5 V to ϩ0.5 V, the frequency was 10 Hz, and the scanning speed was 40-100 m/s. In contrast, the TiO x line formed by the conventional Si AFM cantilever is as wide as 19 nm, as shown in Figs. 6͑a͒ and 6͑b͒ , because of the larger apex of the Si AFM cantilever. Consequently, using the SWNT AFM cantilever, tunnel junctions three times narrower could be formed than by using the conventional Si AFM cantilever.
The durability of the SWNT AFM cantilever was examined by fabricating the 250 TiO x lines, as shown in Fig. 7 . Each line is 5 nm in width and 5 m in length. All TiO x lines are continuous, and there are no cut or damarged areas. This means that the SWNT AFM cantilever shows no degradation, even after long oxidation.
V. CHARACTERISTIC OF SET FABRICATED BY SWNT AFM CANTILEVER
The SET shown in Fig. 1 was fabricated by the AFM nano-oxidation process. In particular, the two tunnel junctions were fabricated using a SWNT AFM cantilever. The island length L of the SET was 17 nm, and the island width W was 7 nm. The tunnel-junction width t was as small as 8 nm.
The Coulomb oscillation characteristic of this SET, measured at room temperature, is shown in Fig. 8 . The measurement conditions were as follows: the drain bias was set at V D ϭ5.0 V, and the gate bias was changed from V G ϭ1.0 V-8.0 V. The periods of Coulomb oscillation are about 1 V. From the periods of this Coulomb oscillation, the gate capacitance was estimated to be 1.6ϫ10 Ϫ19 F. The drain current of the SET is on the order of 10 Ϫ13 A, and the signalto-noise ratio of the Coulomb oscillation is 3-4.
The magnitude of the drain current of the SET so far fabricated with the tunnel-junction width of about 20 nm is 10 Ϫ15 -10 Ϫ14 A. Therefore, in the present experiment, the slight increase of the drain current using the narrower tunnel junction made by the SWNT AFM cantilever was attained. However, the increase of the drain current is smaller than expected. The reason for this smaller increase of the drain current is not clear. One possible reason, however, is the increase of the barrier height between the TiO x and the Ti because of the different fabrication condition: i.e., the present fabrication process uses the SWNT AFM cantilever, rather than the conventional Si AFM cantilever, and the scanning speed of the SWNT AFM cantilever is 10 000 times faster than that used in the Si AFM cantilever. These different fabrication conditions may cause an increase of the TiO x /Ti barrier height and causes a smaller increase of the drain current than expected.
The relative current oscillation dI/I in the Coulomb oscillation in Fig. 8 is as small as 5% because of the highapplied drain bias of V D ϭ5.0 V. To get the higher relative current oscillation dI/I, the drain bias should be as small as possible. In the present device, however, owing to the large noise level, it was impossible to observe the Coulomb oscillation phenomena in the low drain bias.
The current oscillations are barely observable above the noise. In the several gate sweeps with the different drain bias conditions, the current still showed the oscillation peaks at almost the same gate bias position. Therefore, we could conclude that this drain current oscillation in Fig. 8 is not random fluctuations in noise, but is ''Coulomb oscillation.''
VI. CONCLUSIONS
The SWNT AFM cantilever grown directly onto the Si AFM cantilever was introduced into the AFM nanooxidation process. Using the SWNT AFM cantilever, the ultranarrow TiO x line of 5 nm width could be formed, and the SWNT AFM cantilever shows no degradation, even after long oxidation. From the result of the three-dimensional simulation, we found out that even if the width of the tunnel junction was changed, the tunnel-junction capacitance hardly changed. The SET fabricated by the SWNT AFM cantilever showed the Coulomb oscillation characteristic at room temperature. The periods of the oscillations were about 1 V. The gate capacitance was 1.6ϫ10 Ϫ19 F. 
